## GENERAL DESCRIPTION

The MSM9225B is a microcontroller peripheral LSI which conforms to the CAN protocol for high-speed LANs in automobiles.

## FEATURES

- Conforms to CAN protocol specification (Bosch, V2.0 part B/Active)
- Maximum of 1 Mbps bit rate
- Communication method:
- Transmission line is bi-directional, two-wire serial communication
- NRZ (Non-Return to Zero) system using bit stuff function
- Multi-master system
- Broadcast system
- Message boxes:
- Up to 16 message boxes can be used, and messages up to 8 bytes long can be transmitted or received for each message box.
- Number of received messages can be extended by group message function (up to 2 groups can be set)
- Overwrite flag is provided
- Priority control by identifier
- 2032 types in standard format, $2032 \times 2^{18}$ types in extended format
- Microcontroller interface
- Corresponding to both parallel and serial interface

Parallel interface: Separate address/data bus type (with address latch signal/no address latch signal) and multiplexed address/data bus type
Serial interface: Synchronous communication type

- Three interrupt sources: Transmission/receive/error
- Error control:
- Bit error/stuff error/CRC error/form error/acknowledgment error detection functions
- Retransmission/error status monitoring function when error occurs
- Bit error flag/stuff error flag/CRC error flag/form error flag/acknowledge error flag are provided
- Communication control by remote data request function
- Sleep/Stop mode function
- Supply voltage: $5 \mathrm{~V} \pm 10 \%$
- Operating temperature: -40 to $+125^{\circ} \mathrm{C}$
- Package: 44-pin plastic QFP (QFP44-P-910-0.80-2K) (Product name: MSM9225BGA-2K)


## BLOCK DIAGRAM



## CONFIGURATION EXAMPLE



## PIN CONFIGURATION



44-Pin Plastic QFP (Top View)

## PIN DESCRIPTIONS

| Symbol | Pin | Type | Description |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{C S}$ | 10 | 1 | Chip select pin. When "L", PALE, $\overline{\text { PWR }}, \overline{\text { PRD }} /$ SR $\bar{W}, ~ S C L K ~ a n d ~ S D O ~$ pins (microcontroller interface pins) are valid. <br> When " H ", these pins are invalid. |  |  |
| A7-0 | 41-44, 1-4 | 1 | Address bus pins (when using separate buses). If used with a multiplexed bus or if used in the serial mode, fix these pins at "H" or "L" levels. |  |  |
| $\begin{gathered} \text { AD7-0/ } \\ \text { D7-0 } \end{gathered}$ | 31-38 | I/O | Multiplexed bus: Address/data pins (AD7-0) <br> Separate buses: Data pins (D7-0) <br> If used in the serial mode, fix these pins at a "L" levels. |  |  |
| $\overline{\text { PWR }}$ | 26 | 1 | Write input pin if used in the parallel mode. Data is captured when this pin is at a " $L$ " level. <br> If used in the serial mode, fix this pin at a " $L$ " level. |  |  |
| $\begin{aligned} & \overline{\mathrm{PRD}} / \\ & \mathrm{SR} \bar{W} \end{aligned}$ | 9 | 1 | Parallel mode: Read signal pin ( $\overline{\text { PRD }}$ ) <br> When at a " L " level, data is output from the data pins. <br> Serial mode: Read/write signal pin (SRW) <br> When at a "H" level, data is output from the SDO pin. <br> When at a " $L$ " level, the SDO pin is at high impedance, and data is captured beginning with the second byte of data input from the SDI pin. |  |  |
| PALE | 27 | 1 | Address latch signal pin <br> When at a "H" level, addresses are captured. <br> If used in the parallel mode and the address latch signal is unnecessary or in the serial mode, fix this pin at a "H" or "L" level. |  |  |
| SDI | 7 | 1 | Serial data input pin Addresses (1st byte) and data (beginning from the 2nd byte) are input to this pin, LSB first. If used in the parallel mode, fix this pin at a " H " or " L " level. |  |  |
| SDO | 5 | 0 | Serial data output pin <br> When the $\overline{C S}$ pin is at a " H " level, this pin is at high impedance. When $\overline{\mathrm{CS}}$ is at a " L " level, data is output from this pin, LSB first. If used in the parallel mode, fix this pin at a "H" or "L" level. |  |  |
| SCLK | 8 | 1 | Shift clock input pin for serial data At the rising edge of the shift clock, SDI pin data is captured. At the falling edge, data is output from the SDO pin. |  |  |
| $\overline{\text { PRDY/ }}$ SWAIT | 16 | 0 | Ready output pin <br> When required by the MSM9225B, a signal may be output to extend the bus cycle until the internal access is completed. |  |  |
|  |  |  |  | Internal access in progress | After completion of access |
|  |  |  | $\begin{gathered} \hline \text { Parallel mode } \\ \text { (PRDY) } \end{gathered}$ | "L" level output | High impedance output |
|  |  |  | Serial mode (SWAIT) | "H" level output | "L" level output |


| Symbol | Pin | Type | Description |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mode1, 0 | 29, 30 | 1 | Microcontroller interface select pins |  |  |  |  |
|  |  |  | Mode1 | Mode0 | Interface |  |  |
|  |  |  | 0 | 0 | Parallel mode | Separate buses | No address latch signal |
|  |  |  | 0 | 1 |  |  | With address latch signal |
|  |  |  | 1 | 0 |  | Multiplexed buses |  |
|  |  |  | 1 | 1 | Serial mode |  |  |
|  |  |  | Interrupt request output pin <br> When an interrupt request occurs, a " $L$ " level is output. This pin automatically outputs a " H " level after 32 Ts ( $\mathrm{T}=1$ /fosc). <br> Three types of interrupts share this pin: transmission complete, reception complete, and error. |  |  |  |  |
| INT | 11 | 0 |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| RESET | 25 | 1 | Reset pin <br> System is reset when this pin is at a " $L$ " level. |  |  |  |  |
| XT | 13 | 1 | Clock pins. If internal oscillator is used, connect a crystal (ceramic resonator). |  |  |  |  |
| $\overline{\mathrm{XT}}$ | 14 | 0 | If external clock is used, input clock via $X T$ pin. The $\overline{X T}$ pin should be left open. |  |  |  |  |
| Rx0, Rx1 | 18, 19 | 1 | Receive input pin. Differential amplifier included. |  |  |  |  |
| Tx0, Tx1 | 22, 23 | 0 | Transmission output pin |  |  |  |  |
| $V_{D D}$ | 12, 20, 24, 40 | - | Power supply pin |  |  |  |  |
| GND | $\begin{gathered} \hline 6,15,17,21, \\ 28,39 \end{gathered}$ | - | GND pin |  |  |  |  |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +7.0 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{I}}$ | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+3.0$ | V |
| Output Voltage | $\mathrm{V}_{\mathrm{O}}$ | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+3.0$ | V |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta} \leq 25^{\circ} \mathrm{C}$ | 615 | mW |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | - | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | - | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=\mathrm{AV}_{\mathrm{DD}}$ | 4.5 | 5.0 | 5.5 | V |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | - | -40 | +25 | +125 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+125^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Applicable pin | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input Voltage | $\mathrm{V}_{\text {IH }}$ | Applies to all inputs | - | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| "L" Input Voltage | $\mathrm{V}_{\text {แ }}$ | Applies to all inputs | - | -0.3 | $+0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| "H" Input Current | $\mathrm{I}_{\mathrm{H} 1}$ | XT | $V_{1}=V_{D D}$ | 3 | 25 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1 \mathrm{H} 2}$ | Other inputs |  | -1.0 | +1.0 | $\mu \mathrm{A}$ |
| "L" Input Current | $\mathrm{I}_{11}$ | XT | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -25 | -3 | $\mu \mathrm{A}$ |
|  | $1{ }_{12}$ | Other input |  | -1.0 | +1.0 | $\mu \mathrm{A}$ |
| "H" Output Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | INT, PRDY/SWAIT | $\mathrm{I}_{\mathrm{OH} 1}=-80 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ | - | V |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | AD7-0/D7-0 | $\mathrm{I}_{\mathrm{HH2} 2}=-400 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{DD}}-1.0$ | - | V |
| "L" Output Voltage | $\mathrm{V}_{\mathrm{OL} 1}$ | INT, PRDY/SWAIT | $\mathrm{I}_{\mathrm{OL} 1}=1.6 \mathrm{~mA}$ | - | 0.4 | V |
|  | $\mathrm{V}_{\text {OL2 }}$ | AD7-0/D7-0 | $\mathrm{I}_{\mathrm{OL} 2}=3.2 \mathrm{~mA}$ | - | 0.4 | V |
| Output Leakage Current | $\mathrm{I}_{\mathrm{H} 1}$ | $\begin{aligned} & \hline \hline \text { PRDY/SWAIT } \\ & \text { AD7-0/D7-0 } \end{aligned}$ | $\mathrm{V}_{1}=\mathrm{V}_{\text {D }} / 0 \mathrm{~V}$ | -1.0 | +1.0 | $\mu \mathrm{A}$ |
| Dynamic Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | - | $\begin{aligned} & \mathrm{f}_{\mathrm{osc}}=16 \mathrm{MHz}, \\ & \text { No Load } \end{aligned}$ | - | 9 | mA |
| Static Supply Current | $\mathrm{I}_{\text {DS }}$ | - | SLEEP Mode | - | 400 | $\mu \mathrm{A}$ |
|  |  | - | STOP Mode | - | 100 | $\mu \mathrm{A}$ |

## Rx0, Rx1 Characteristics

Differencial input mode

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+125^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Applicable pin | Condition | Min. | Max. | Unit |
| 'dominant' Input Voltage | VRx0 (d) | Rx0 | $\begin{gathered} \mathrm{VRx} 1=0.4 \mathrm{~V}_{\mathrm{DD}} \\ \text { to } 0.6 \mathrm{~V}_{\mathrm{DD}} \end{gathered}$ | -0.3 | VRx1-0.4 | V |
| 'recessive Input Voltage | VRx0 (r) | Rx0 |  | VRx1 +0.4 | $\mathrm{V}_{\mathrm{DD}}+3$ | V |
| Input Leakage Current | $\mathrm{I}_{\mathrm{LK}}$ | Rx0, Rx1 | $\mathrm{VR}_{\mathrm{X} 1}=\mathrm{V}_{\mathrm{DD}} / 0 \mathrm{~V}$ | -1 | +1 | $\mu \mathrm{A}$ |

## Tx0, Tx1 Characteristics

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+125^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| "H" Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-3.0 \mathrm{~mA}$ | $\mathrm{~V}_{\mathrm{DD}}-0.4$ | - | V |
| "L" Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=10.0 \mathrm{~mA}$ | - | 0.4 | V |

## AC Characteristics

Parallel mode

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+125^{\circ} \mathrm{C}, \mathrm{f}_{\text {OSC }}=16 \mathrm{MHz}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| ALE Address Setup Time | $\mathrm{t}_{\text {AS }}$ | - | 10 | - | ns |
| ALE Address Hold Time | $\mathrm{t}_{\text {AH }}$ | - | 10 | - | ns |
| $\overline{\overline{P R D}}$ Output Data Delay Time | $\mathrm{t}_{\text {RDLY }}$ | - | - | $60^{* 1}$ | ns |
| $\overline{\text { PRD Output Data Hold Time }}$ | $\mathrm{t}_{\text {RDH }}$ | - | 5 | - | ns |
| ALE "H" Level Width | $\mathrm{t}_{\text {WALEH }}$ | - | 16.5 | - | ns |
| When $\overline{\text { PRDY }}$ is not generated | $\mathrm{t}_{\text {cyc }}$ | - | 4 T | - | ns |
| When PRDY is generated |  |  | 7 T | - | ns |
| Address Hold Time from $\overline{\text { PRD }}$ | $\mathrm{t}_{\text {RAH }}$ | - | 0 | - | ns |
| ALE Delay Time from $\overline{\text { PRD }}$ | $\mathrm{t}_{\text {HRA }}$ | - | 27 | - | ns |
| $\overline{\text { PRD }}$ "H" Level Width | $\mathrm{t}_{\text {WRDH }}$ | - | 27 | - | ns |
| $\overline{\text { PRDY "L" Delay Time }}$ | $\mathrm{t}_{\text {ARLDLY }}$ | - | - | 35 | ns |
| $\overline{\text { PRDY }}$ "L" Level Width | $\mathrm{t}_{\text {WRDYL }}$ | - | 0 | 2.5 T | ns |
| Data Output Delay Time from $\overline{\text { PRDY }}$ | $\mathrm{t}_{\text {ARDDLY }}$ | - | - | 35 | ns |
|  | $\mathrm{t}_{\text {ARWDLY }}$ | - | 10 | - | ns |
| Input Data Setup Time | $\mathrm{t}_{\text {wDS }}$ | - | 30 | - | ns |
| Input Data Hold Time | $\mathrm{t}_{\text {WOH }}$ | - | 4 | - | ns |
| PRD Delay Time | $\mathrm{t}_{\text {RS }}$ | - | 10 | - | ns |
| PWR Delay Time | $\mathrm{t}_{\text {ws }}$ | - | 10 | - | ns |
| Address Hold Time from PWR | $\mathrm{t}_{\text {WAH }}$ | - | 10 | - | ns |
| ALE Delay Time from PWR | $\mathrm{t}_{\text {HWA }}$ | - | 27 | - | ns |
| PWR "H" Level Width | $\mathrm{t}_{\text {WRH }}$ | - | 40 | - | ns |
| $\overline{\text { PWR "L" Level Width }}$ | $\mathrm{t}_{\text {wRL }}$ | - | $20^{* 1}$ | - | ns |
| $\overline{\text { CS }}$ Delay Time from $\overline{\text { PRD }}$ | $\mathrm{t}_{\text {HRC }}$ | - | 0 | - | ns |
| $\overline{\text { CS }}$ Delay Time from PWR | $\mathrm{t}_{\text {HwC }}$ | - | 0 | - | ns |

The values with *1 indicate those when $\overline{\text { PRDY }}$ is not generated.
The values with *1 when $\overline{\text { PRDY }}$ is generated are defined by "Data Output Delay Time from PRDY" $\mathrm{t}_{\text {Ardoly }}$ and "PWR Hold Time from $\overline{\text { PRDY" }} \mathrm{t}_{\text {Arwdly }}$.

Serial mode

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+125^{\circ} \mathrm{C}, \mathrm{f}_{\text {OSC }}=16 \mathrm{MH}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |
| $\overline{\overline{C S}}$ Setup Time | $\mathrm{t}_{\mathrm{cs}}$ | - | 10 | - | ns |
| $\overline{\overline{C S}}$ Hold Time | $\mathrm{t}_{\mathrm{CH}}$ | - | 8T | - | ns |
| SCLK Cycle | $\mathrm{t}_{\mathrm{CP}}$ | - | 167 | - | ns |
| SCLK Pulse Width | $\mathrm{t}_{\mathrm{cw}}$ | - | 83 | - | ns |
| SDI Setup Time | $\mathrm{t}_{\text {DS }}$ | - | 30 | - | ns |
| SDI Hold Time | $\mathrm{t}_{\mathrm{DH}}$ | - | 5 | - | ns |
| SDO Output Enable Time | $\mathrm{t}_{\text {CSODLY }}$ | - | - | 30 | ns |
| SDO Output Disable Time | $\mathrm{t}_{\text {cSZDLY }}$ | - | - | 30 | ns |
| SDO Output Delay Time | $\mathrm{t}_{\mathrm{PD}}$ | - | - | 30 | ns |
| SRW Setup Time | $\mathrm{t}_{\mathrm{RS}}$ | - | 10 | - | ns |
| SRWW Hold Time | $\mathrm{t}_{\text {RH }}$ | - | 0 | - | ns |
| SWAIT Output Delay Time | $\mathrm{t}_{\text {SRDLY }}$ | - | - | 2 T | ns |
| SWAIT "H" Level Width | $\mathrm{t}_{\text {WRDY }}$ | - | - | 6 T | ns |
| Byte Delay | $\mathrm{t}_{\text {wait }}$ | - | 8T | - | ns |
|  |  |  |  |  | = 1/ |

Other timing characteristics

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+125^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |  |
| System Clock Cycle | $\mathrm{t}_{\text {clkcy }}$ | - | 62 | - | ns |  |
| $\overline{\text { RESET "H" Level Input Width }}$ | $\mathrm{t}_{\text {WRSTH }}$ | - | 5 | - | $\mu \mathrm{s}$ |  |
| $\overline{\text { RESET "L" Level Input Width }}$ | $\mathrm{t}_{\text {WRSTL }}$ | - | 5 | - | $\mu \mathrm{s}$ |  |
| $\overline{\text { INT "L" Level Output Width }}$ | $\mathrm{t}_{\text {WINTL }}$ | - | 32 T | - | ns |  |
|  |  |  |  |  |  |  |

## TIMING DIAGRAMS

## Separate Bus Mode

Read access timing


Note: The $\overline{\text { PRDY }}$ signal may be output depending on the internal state of the MSM9225B.

Write access timing


Note: The $\overline{\text { PRDY }}$ signal may be output depending on the internal state of the MSM9225B.

## Separate Bus/Address Latch Mode

Read access timing


Note: $\quad$ The $\overline{\text { PRDY }}$ signal may be output depending on the internal state of the MSM9225B.

Write access timing


Note: The $\overline{\text { PRDY }}$ signal may be output depending on the internal state of the MSM9225B.

## Multiplexed Bus Mode

Read access timing


Note: The $\overline{\text { PRDY }}$ signal may be output depending on the internal state of the MSM9225B.

Write access timing


Note: The $\overline{\text { PRDY }}$ signal may be output depending on the internal state of the MSM9225B.

## Serial Mode

Read access timing


Note: The SWAIT signal will be output during the interval between address and data transfers.
Write access timing


Note: The SWAIT signal will be output during the interval between address and data transfers.

* : don't care

Other Timing


## PACKAGE DIMENSIONS



## Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-todate.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2001 Oki Electric Industry Co., Ltd.

